{
 "generated": "2026-11-01",
 "node": {
  "id": "org:siemens",
  "type": "Organization",
  "name": "Siemens（Siemens EDA）",
  "org_type": "Developer",
  "kind": "company",
  "homepage": "https://www.siemens.com/",
  "aliases": [
   "Siemens EDA",
   "西门子"
  ],
  "entry": "reviewed",
  "by": "landscape-cards",
  "at": "2026-10-29T04:41:11Z",
  "landscape": [
   {
    "map": "chip-design-flow",
    "map_title": "芯片设计全流程",
    "card": "player-siemens-aprisa",
    "title": "Siemens EDA Aprisa AI",
    "layer": "物理设计 / 布局布线",
    "layer_id": "layer:chip-design-flow--6",
    "role": "primary"
   },
   {
    "map": "chip-design-flow",
    "map_title": "芯片设计全流程",
    "card": "player-siemens-calibre",
    "title": "Siemens EDA Calibre 全套ML",
    "layer": "物理验证 DRC/LVS/DFM",
    "layer_id": "layer:chip-design-flow--8",
    "role": "primary"
   },
   {
    "map": "chip-design-flow",
    "map_title": "芯片设计全流程",
    "card": "player-siemens-calibre-ilt",
    "title": "Siemens EDA Calibre ILT / GPU光栅化",
    "layer": "计算光刻 / 掩模制备",
    "layer_id": "layer:chip-design-flow--10",
    "role": "primary"
   },
   {
    "map": "chip-design-flow",
    "map_title": "芯片设计全流程",
    "card": "player-siemens-catapult",
    "title": "Siemens EDA Catapult AI / AI NN",
    "layer": "架构设计 与规格定义",
    "layer_id": "layer:chip-design-flow--1",
    "role": "primary"
   },
   {
    "map": "chip-design-flow",
    "map_title": "芯片设计全流程",
    "card": "player-siemens-fuse-arch",
    "title": "Siemens Fuse EDA AI Agent",
    "layer": "架构设计 与规格定义",
    "layer_id": "layer:chip-design-flow--1",
    "role": "primary"
   },
   {
    "map": "chip-design-flow",
    "map_title": "芯片设计全流程",
    "card": "player-siemens-questa",
    "title": "Siemens Questa One Agentic Toolkit",
    "layer": "功能验证 与仿真",
    "layer_id": "layer:chip-design-flow--4",
    "role": "primary"
   },
   {
    "map": "chip-design-flow",
    "map_title": "芯片设计全流程",
    "card": "player-siemens-tessent",
    "title": "Siemens EDA Tessent AI",
    "layer": "DFT / 测试",
    "layer_id": "layer:chip-design-flow--9",
    "role": "primary"
   },
   {
    "map": "chip-design-flow",
    "map_title": "芯片设计全流程",
    "card": "player-synopsys-icvalidator",
    "title": "Synopsys IC Validator",
    "layer": "物理验证 DRC/LVS/DFM",
    "layer_id": "layer:chip-design-flow--8",
    "role": "mention"
   }
  ],
  "landscape_maps": [
   "chip-design-flow"
  ],
  "landscape_n": 8,
  "degree": 0,
  "n_apps": 0,
  "n_models": 0
 },
 "page": "https://xiaopingfeng.com/graph/e/org/siemens/",
 "out": [
  {
   "type": "placed_in",
   "sentence": "Siemens出现在 Landscape 的「架构设计与规格定义」",
   "direction": "out",
   "id": "layer:chip-design-flow--1",
   "name": "架构设计与规格定义",
   "reported": false,
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」第 01 层「架构设计与规格定义」：卡片「Siemens Fuse EDA AI Agent」",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/#player-siemens-fuse-arch"
    },
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」第 01 层「架构设计与规格定义」：卡片「Siemens EDA Catapult AI / AI NN」",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/#player-siemens-catapult"
    }
   ]
  },
  {
   "type": "placed_in",
   "sentence": "Siemens出现在 Landscape 的「功能验证与仿真」",
   "direction": "out",
   "id": "layer:chip-design-flow--4",
   "name": "功能验证与仿真",
   "reported": false,
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」第 04 层「功能验证与仿真」：卡片「Siemens Questa One Agentic Toolkit」",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/#player-siemens-questa"
    }
   ]
  },
  {
   "type": "placed_in",
   "sentence": "Siemens出现在 Landscape 的「物理设计 / 布局布线」",
   "direction": "out",
   "id": "layer:chip-design-flow--6",
   "name": "物理设计 / 布局布线",
   "reported": false,
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」第 06 层「物理设计 / 布局布线」：卡片「Siemens EDA Aprisa AI」",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/#player-siemens-aprisa"
    }
   ]
  },
  {
   "type": "placed_in",
   "sentence": "Siemens出现在 Landscape 的「物理验证 DRC/LVS/DFM」",
   "direction": "out",
   "id": "layer:chip-design-flow--8",
   "name": "物理验证 DRC/LVS/DFM",
   "reported": false,
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」第 08 层「物理验证 DRC/LVS/DFM」：卡片「Siemens EDA Calibre 全套ML」",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/#player-siemens-calibre"
    }
   ]
  },
  {
   "type": "placed_in",
   "sentence": "Siemens出现在 Landscape 的「DFT / 测试」",
   "direction": "out",
   "id": "layer:chip-design-flow--9",
   "name": "DFT / 测试",
   "reported": false,
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」第 09 层「DFT / 测试」：卡片「Siemens EDA Tessent AI」",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/#player-siemens-tessent"
    }
   ]
  },
  {
   "type": "placed_in",
   "sentence": "Siemens出现在 Landscape 的「计算光刻 / 掩模制备」",
   "direction": "out",
   "id": "layer:chip-design-flow--10",
   "name": "计算光刻 / 掩模制备",
   "reported": false,
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」第 10 层「计算光刻 / 掩模制备」：卡片「Siemens EDA Calibre ILT / GPU光栅化」",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/#player-siemens-calibre-ilt"
    }
   ]
  }
 ],
 "in": []
}