{
 "generated": "2026-11-01",
 "node": {
  "id": "layer:chip-design-flow--9",
  "type": "Layer",
  "name": "DFT / 测试",
  "slug": "chip-design-flow--9",
  "map": "chip-design-flow",
  "map_title": "芯片设计全流程",
  "num": 9,
  "step": "§ 09 / LAYER",
  "role": "TSO.ai的独特之处是把RTL阶段的DFT规划一路闭环打通到门级ATPG——pattern数量的削减直接对应测试机时间(ATE time)成本，是能直接换算成钱的少数AI环节之一。",
  "n_cards": 2,
  "page": "/landscape/chip-design-flow/#layer-9",
  "degree": 0
 },
 "page": "https://xiaopingfeng.com/graph/e/layer/chip-design-flow--9/",
 "out": [],
 "in": [
  {
   "type": "placed_in",
   "sentence": "Synopsys出现在 Landscape 的「DFT / 测试」",
   "direction": "in",
   "id": "org:synopsys",
   "name": "Synopsys",
   "reported": false,
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」第 09 层「DFT / 测试」：卡片「Synopsys TSO.ai」",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/#player-synopsys-tso"
    }
   ]
  },
  {
   "type": "placed_in",
   "sentence": "Siemens出现在 Landscape 的「DFT / 测试」",
   "direction": "in",
   "id": "org:siemens",
   "name": "Siemens（Siemens EDA）",
   "reported": false,
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」第 09 层「DFT / 测试」：卡片「Siemens EDA Tessent AI」",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/#player-siemens-tessent"
    }
   ]
  },
  {
   "type": "flows_to",
   "sentence": "总览图里的箭头：物理验证 DRC/LVS/DFM → DFT / 测试",
   "direction": "in",
   "id": "layer:chip-design-flow--8",
   "name": "物理验证 DRC/LVS/DFM",
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」总览图：第 8 层指向第 9 层",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/"
    }
   ]
  }
 ]
}