{
 "generated": "2026-11-01",
 "node": {
  "id": "layer:chip-design-flow--5",
  "type": "Layer",
  "name": "逻辑综合",
  "slug": "chip-design-flow--5",
  "map": "chip-design-flow",
  "map_title": "芯片设计全流程",
  "num": 5,
  "step": "§ 05 / LAYER",
  "role": "这一步在报告里被明确归为\"并入RTL-to-GDS整体优化\"，没有独立于06的工具生态——单列只是为了对齐原始信息图的11段编号。",
  "n_cards": 0,
  "page": "/landscape/chip-design-flow/#layer-5",
  "degree": 0
 },
 "page": "https://xiaopingfeng.com/graph/e/layer/chip-design-flow--5/",
 "out": [
  {
   "type": "flows_to",
   "sentence": "总览图里的箭头：逻辑综合 → 物理设计 / 布局布线",
   "direction": "out",
   "id": "layer:chip-design-flow--6",
   "name": "物理设计 / 布局布线",
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」总览图：第 5 层指向第 6 层",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/"
    }
   ]
  }
 ],
 "in": []
}